Noise Reduction Software

The Noise Reduction Algorithm Enhances Perceived Speech to the Listener

Adaptive Digital’s Noise reduction algorithms is available in both a standard version and a low complexity version.

Noise Reduction Demo Available: STM32F4

The demonstration uses a STMicro STM32F407 Discovery board configured to run Adaptive Digital’s Noise Reduction Software.

Fill out form for more information -

Platforms

Availability

Platforms

Arm ® Devices Armv9-A || Armv7-A || Armv7-M / Armv8-A / Armv8-M | Legacy Cortex-M3, ARM9E/11

Texas Instruments – TI TMS320C7000 C7x, TI TMS320C6000 C64x/C64x+/C66x, C674x, TMS320C5000 C55x / C54x

Windows DLL x86

Linux x86

ADT Noise Reduction is available on the above platforms: Other configurations are available upon request.

Features

User configurable
Enhances Voice Quality (improves Mean Opinion Score)
Functions are C-callable
Designed for multiple channel operation
Reduces background noise whether or not speech is present thereby increasing the signal-to-noise ratio
Reduces amplitude of tonal signals whether or not speech is present
Reduces amplitude of most siren signals with moving tonal content

Description

The Adaptive Digital noise reduction (NR) software reduces background noise in speech signals under such circumstances where the background sound intensity levels are high. The algorithm can be customized to trade off between complexity, memory requirements, and required noise reduction.

The user can configure noise cancellation to be more or less aggressive. Less aggressive settings reduce noise by a moderate amount while more aggressive settings reduce noise by a greater degree.

Applications:

Noise reduction is an excellent choice for applications with high background noise environments. Applications include traditional, mobile, and hands-free telephone systems, conferencing, speech recognition, and alarm systems.

Specification Tables

NOTE: We specify MIPS (Millions of Instructions Per Second) as MCPS (Millions of Instruction Cycles Per Second). Unless otherwise specified, peak MIPS are indicated.

↓ Click on links below to view specification tables.

ARM Devices

Note: All CPU usage given in MIPS (also known as MCPS or MHz)